Local gallium implantation of silicon by a focused ion beam (FIB) has been used to create a mask for anisotropic tetramethylammonium hydroxide (TMAH) wet etching. The dependence of the etch stop properties of gallium-doped silicon on the implanted dose has been investigated and a dose of 4 × 10 13 ions cm −2 has been determined to be the threshold value for achieving observable etching resistance. Only a thin, approx. 50 nm, surface layer is found to be durable enough to serve as a mask with a high selectivity of at least 2000:1 between implanted and non-implanted areas. The combined FIB-TMAH process has been used to generate various types of 3D nanostructures including nanochannels separated by thin vertical sidewalls with aspect ratios up to 1:30, ultra-narrow (approx. 25 nm) freestanding bridges and cantilevers, and gratings with a resolution of 20 lines μm −1 .
Introduction
The etch stop effect in boron-doped p + silicon is one of the fundamental phenomena widely studied and applied in microand nanosystems fabrication [1] . A similar effect can be obtained by using gallium, also a p-type dopant, for masking purposes. Focused-ion-beam (FIB) technology enables the fabrication of a wide variety of micro-and nanostructures, and most tools are based on gallium beam machining [2, 3] . Locally Ga + beam-treated silicon has been utilized in the processing of 3D structures, since the implanted regions have been shown to be selective towards both plasma [4] and wet chemical etching [5] [6] [7] . Processes combining gallium implantation with potassium hydroxide (KOH) etching have been carried out and different types of structures including, for example, bridges, beams, nanocups and mirrors have been presented [8] [9] [10] .
The advantages of TMAH etching are a smooth surface obtained with concentrations exceeding 22 wt% of TMAH ((CH 3 ) 4 NOH) in water solution [11] and low toxicity. The most important benefit of TMAH compared with KOH is the compatibility with CMOS processing, since the etch solution does not contain any metallic ions. There is, however, very little data reported on the Ga masking effect in TMAH wet etching compared to that of KOH. Bai et al have presented silicon fine structures fabricated by FIB implantation of Si 2+ ions followed by TMAH etching [12] , and Masahara et al have shown experimental results concerning As-, P-and BF 2 -ionbombardment-retarded etch rates of Si in 2.38% TMAH [13] .
The purpose of this work is to specifically investigate the etch stop behavior of an FIB-implanted gallium mask in anisotropic wet etching of 100 and 110 silicon in 25% TMAH solution, aiming to utilize the results in the fabrication of high perfection nanostructures. The masking capability between Ga + -implanted and non-implanted regions is determined for various ion doses, and the method is, in addition, shown to be suitable for obtaining very deep (over 100 μm) etching profiles. A gallium-implanted mask is used to fabricate high resolution gratings, high aspect ratio nanochannels, and freestanding bridges and cantilevers with a minimum feature size as small as 25 nm.
Selectivity experiments
A Helios Nanolab 600 dual-beam system (FEI Company) was used for the local gallium ion implantation. The Ga + ion beam was generated using a liquid metal source. The current can be varied between 1.5 pA and 22 nA and the dwell time between 50 ns and 4.6 ms. The Ga + ion distribution in silicon was modeled by 'The Stopping and Range of Ions in Matter' (SRIM) [14] , an ion impact analysis software program utilizing Monte Carlo simulation. The results are shown in figure 1 . The ion energy of 30 keV used in the experiments produces a doped surface layer in silicon whose range is 28 nm with a standard deviation of 10 nm. The depth distribution determines the thickness of the Ga + mask. The lateral range is 6 nm with a standard deviation of 8 nm, which together with the shape of the ion beam limits the minimum linewidth of the implanted patterns.
The experiments were performed on 100 silicon wafers with p-type doping and resistivity of 2-3 cm, and 110 silicon wafers with p-type doping and resistivity of 0.02-0.035 cm. Prior to the etching experiments the samples were dipped in buffered hydrofluoric acid (BHF) to remove native oxide (15 s, room temperature).
To investigate the dependence of the etch resistance on the ion dose, a sequence of 600 μm × 600 μm square areas were irradiated with ion doses varying from 2 × The average standard deviation of the measured heights is around 4% of the given values, excluding the lowest data points with higher uncertainty (dose below 5 × 10 13 ions cm −2 ). The principle of fabrication is shown in figure 2 . Figure 3 shows the masking behavior plotted against gallium ion dose. The critical dose producing a noticeable step height (50 nm) can be determined to be 2 × 10 13 ions cm −2 in this experiment. With a dose exceeding 4 × 10 16 ions cm −2 the selectivity between treated and untreated silicon is better than 1:2000, when using the approximate value for the thickness of the Ga + -doped layer of 50 nm. With higher doses, the ion-bombardment-induced sputtering of silicon during the FIB doping will become significant. The obtained selectivity is comparable to the selectivities of SiO 2 and Si 3 N 4 masks typically used in TMAH etching of Si [15] . The maximum depth values in figure 3(a) are sensitive to the etching conditions and are merely indicative. It is recommended to exceed the corresponding dose values by at least a factor of two to ensure the mask integrity.
The etch stop mechanism of gallium ion doping of silicon is not truly understood. The amorphization of Si induced by ion irradiation and the decrease of free electrons have been proposed to be responsible for the etch stop phenomenon [13] .
Another possible explanation is the formation of non-volatile gallium oxide in the doped surface layer during the etch process, which has been investigated by means of secondary ion mass spectroscopy (SIMS) and xray photoelectron spectroscopy (XPS) for both dry and wet chemical etched samples [4, 16] .
Nanoscale structures
Various types of nanostructures were fabricated in order to characterize the patterning and etching processes with + -doped Si mask. The mask thickness is approximated to be 50 nm. Critical dose for Si amorphization is approx. 10 14 cm −2 [15] , which is also indicated by the match of the curves measured at 85
• C.
respective limitations. In these experiments, 100 and 110 wafers with the same specifications as in the etch selectivity tests were used. All the structures were patterned with an ion beam current of 1.5 pA and energy of 30 keV. Again, room temperature BHF was used for native oxide removal before etching.
Resolution
In order to study the spatial resolution of the process, a sequence of gratings with varying periods was implanted on 100 silicon. The sample was etched for 35 s in 85
• C TMAH solution and the resulting grating profiles were investigated by making cross sections using FIB milling. Figure 4 shows two structures where the lines were exposed with a dose of 10 15 ions cm −2 . The narrowest reproducible line is 40 nm 
(figures 4(b) and (c))
. The width of the final structures is affected by the Ga + ion dose used for doping and the imperfect anisotropy of TMAH etching.
Freestanding elements
The thin insoluble masking layer can also be utilized in making freestanding, amorphous Ga + -doped Si elements. Ultranarrow cantilevers (figure 5) and bridges (figure 6) were fabricated on 100 Si by aligning the structures 45
• off the 110 -directed main axes on the substrate. Under these conditions the (100) planes appear in parallel to the direction of the cantilevers, forming 90
• fast etching sidewalls and leading to release during etching (85
• C, 25% TMAH, 1 min). No stress-related bending of the released beams was detected. The narrowest freestanding feature is only 25 nm wide.
The surface roughness of the patterns was investigated with an atomic force microscope (AFM) before and after etching in TMAH. The measured root mean square (RMS) roughness was approx. 1 nm, the same order of magnitude as the value of an untreated, polished Si surface.
Vertical channels on 110 silicon
Single-crystal 110 silicon enables etching of nearly vertical, high surface quality walls. The mask must be aligned so that the slowly etching (111) planes form the sidewalls. Nanochannels separated by very narrow vertical ridges were implanted by aligning the channels perpendicular to the 111 crystal direction. The sample was etched in 85
• C TMAH solution for 1 min. Figure 7 shows 500 nm wide and 600 nm deep channels. Figure 7(b) shows a cross section of the four narrowest walls (widths ranging from 30 to 60 nm) obtained by cutting the structure with FIB. The downwards widening profile of the cross section of the walls is explained by the redeposition of material during milling.
The anisotropy of the etching and high selectivity of the gallium-implanted mask enables fabrication of very high aspect ratio structures. Figure 8 shows a wall with an aspect ratio of more than 1:30. The height is limited by the wall spacing, since the self-limiting U-grooves determine the depth of the structures. If the distance is longer the height can be further increased.
Conclusion
Local gallium implantation by focused ion beam enables a maskless and resist-free, flexible patterning technique of arbitrary shaped nanostructures. We have shown that an FIB-implanted Ga + layer acts as a mask with a high selectivity in TMAH wet etching enabling the fabrication of high resolution gratings, extremely narrow, long and thin freestanding elements, and vertical walls with very high aspect ratio.
The fabrication process shown here is a fast and straightforward method for making prototypes of nanostructures for various purposes, even on samples that need to be processed together with semiconductor circuits. Compared with the direct FIB milling of 3D structures, the described process only modifies a thin surface layer so the writing speed is improved by several orders of magnitude. The typical TMAH etching step in nanostructure fabrication takes only a few minutes, and even tens of Si wafers can be etched at the same time. Thus the throughput of the method is mainly limited by the time needed for FIB writing. The speed is determined by the ion current used for patterning. As an example, an area of 10 × 10 μm 2 containing even tens of presented high resolution structures can be implanted with a typical dose of 2 × 10 15 ions cm −2 in less than 4 min, when the lowest current 1.5 pA is used. Larger patterns can be implanted with a lower resolution using a high current beam. As an example, an area of 600×600 μm 2 can be modified into an etch-resistant state in less than a minute using the maximum ion current of 21 nA.
Besides prototyping, the mass production of nanostructures can be envisioned supposing the etched structures to be used for stamp fabrication in nanoimprint lithography. The use of SOI wafers provides more opportunities including released, high precision silicon structures like cantilever sensors, mirrors, membranes and switches. The technique is also promising for integrated optics fabrication, prospective components including, for example, gratings, waveguides, photonic crystals and optical resonators. The possibility to generate subwavelength features opens up visions for novel types of light manipulation and plasmonic circuit fabrication.
There are a few feasible improvements in the process that leave space for further investigation. The thickness of the gallium-doped mask and the prospective freestanding structures can be modified by varying the ion energy used in the FIB implantation. In addition, the quality of the wet etched surfaces and the selectivity between the different crystal planes can be manipulated by adding to the TMAH solution isopropanol or proper surfactants such as Triton X-100 [17, 18] . Besides the process development, the experiments will be continued for scaling down components such as resonant sensors and micro-opto-mechanical devices. The technique presented in this work is promising for future applications in which micro-and nanomechanical devices need to be integrated on the same chip with CMOS electronics.
